Packet Filtering for FPGA-Based Routing Accelerator

• Authors: ANTOŠ David; ŘEHÁK Vojtěch; HOLUB Petr
• Year of publication: 2006
• Type: Article in Proceedings
• Conference: CESNET Conference 2006 Proceedings
• MU Faculty or unit: Institute of Computer Science
• Web: http://www.ces.net/conference06/
• Field: Computer hardware and software
• Keywords: packet filtering; hardware accelerated routing; filtring rules transformation; filtering decision diagram; binary decision diagram
• Description: In this paper, we present a novel approach for Binary Decision Diagram based semantically extended representation of packet filters called Filter Decision Diagrams (FDD), used for efficient filter processing and lookup in a hardware accelerator that uses a lookup engine employing CAM and comparison instructions kept in SRAM. We present the most important operations for FDDs and also give some complexity estimate. We also analyze and compare expressing power of the most commonly available packet filters.

Related projects

• Integrated approach to education of PhD students in the area of parallel and distributed systems
• Institute for Theoretical Computer Science
• Highly Parallel and Distributed Computing Systems